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Abstract- With the advent of the VLSI technology, designers could design simple chips with the more number of transistors.
multipliers have large area, long latency and consume considerable power. Reduction of power consumption makes a device
reliable. and The use of redundant binary (RB) arithmetic in the design of high-speed digital multipliers is beneficial due to
its high modularity and carry-free addition, a high-radix-modified booth encoding algorithm is desired. However its use is
hampered by the complexity of generating the hard multiples and the overheads resulting from negative multiples and
normal binary(NB) to RB conversion. This paper proposes new RB booth encoding scheme to circumvent these problems.
The idea is to polarize two adjacent booth encoded digits to directly from an RB partial product to avoid the hard multiple of
high-radix booth encoding without incurring any correction vector, and the algorithm achieved high speed compared to
existing multiplication algorithms for a gamut of power –of-to word lengths up to 64 b.
Index terms- Arithmetic circuit, Booth encoding algorithm digital multiplier, redundant binary adder (RBA)

I. INTRODUCTION
The digital multiplier is a obligatory and critical
arithmetic unit in microprocessors, digital signal
processors, multimedia application accelerators and
emerging media processors.
It is also a kernel operator in application- specific
data path of video and audio codec’s, digital filters,
computer graphics, and embedded systems. Two
operations are essential in fast multiplier design
namely the partial product generation and their
accumulation. Compared with many other arithmetic
operations, time-consuming and power hungry. The
critical paths dominated by digital multipliers often
speed limit on the entire design hence vlsi design of
high-speed multiplication with low power dissipation
is still popular research subject. Algorithms for
speeding up multiplier work on the basic of reducing
either the number of partial products or the time
needed to accumulate them [RB) representation is
one of the signed digit representations first introduced
by A vizien is in 1961 for fast parallel arithmetic.
This new arithmetic was applied for fast
multiplication by Takagi et al and implemented in
VLSI by Edematous.
The RB addition is carry-free, making it a promising
substitute for two’s complement multi-operand
addition in a tree-structured multiplier. Similar to a
normal binary (NB) multiplier, an RB multiplier is
anatomized into three stages and consists of four
modules: the Booth encoder, RB partial product
generator (also known as decoder), RB partial
product accumulator, and RB-to-NB converter. The
latter is required mainly for communicating the result
to the peripheral devices which are largely designed
based on the NB number system. The
communications among RB adders across different

stages of RB partial product summing tree are simpler
than those of the full adders in a carry-save adder
tree. In addition, the reduction rate of the redundant
binary adder (RBA) summing tree is binary
logarithmic to the number of RB partial products,
which is particular beneficial to the generic power-oftwo word size in computing. Booth encoder and
partial product generator affect the efficiency of the
partial product generation. The number of partial
products that can be saved by this stage impacts the
cost, performance, and power consumption of the RB
summing tree and the multiplier as a whole. Although
the number of partial products can be reduced with a
high-radix Booth encoder, the number of hard
multiples that are expensive to generate also increases
simultaneously.
In order to overcome the overheads of existing Booth
encoding algorithms, covalent redundant binary
Booth encoding was used. The covalent redundant
binary Booth multiplier circuits have been enhanced
with a different RB coding and more efficient
converters. The proposed method overcomes the hard
multiple generation problem of NB Booth encoders
without incurring any correction vector.
II.
ISSUES
OF
BOOTH
ENCODING
ALGORITHM FOR RB MULTIPLICATION
In fast digital multiplier design, modified Booth
encoding algorithm is an efficient way to reduce the
number of partial products by grouping consecutive
bits in one of the two operands to form the signed
multiples.
The operand that is Booth encoded is called the
multiplier and the other operand is called the
multiplicand. Two major issues on using the modified
Booth encoding algorithm for RB multiplication are:
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A.
HARD MULTIPLES PROBLEM
When modified Booth encoding is applied to two’s
complement number, it is known as normal binary
Booth Encoding (NBBE). In radix-r Booth-k
encoding (r=2k), a signed digit ci is generated from
adjacent binary bits yk(i+1)-1 yk(i+1)-2 …yki+1 yki and a
borrow bit yki-1 as follows:
ci= - 2k-1

2k-j

yk(i+1)-1+

TABLE 1
RADIX-16 REDUNDENT BINARY BOOTH
ENCODING (RBBE-4)

yk(i+1)-j + yki-1,

for i = 0, 1, 2, …..
where k is an integer,
denotes the smallest
integer value larger than or equal to α ,N is the word
length of the multiplier Y and y-1=0.
As the radix number r of Booth-k encoder increases,
the number of Booth encoded digits and hence the
number of partial products decreases to
approximately 1/k of the original number.
However, as the number of multiples increases with
the radix to 2k + 1, the number of hard multiples also
increases simultaneously. A hard multiple refers to a
multiple that is not a power of two and thus cannot be
obtained easily by simple shifting and/or
complementation.
The multiplier is partitioned into 4-b groups with an
overlapping borrow bit between two adjacent groups.
Each group is encoded in parallel to generate a select
signal from the set

B. Negative Multiples and NB-to-RB Partial products
conversion Problem.
Since Negation in two’s complement arithmetic
requires carry propagation addition, negative partial
product is more efficiently generated by the bit
inversion of the multiplicand followed by the
insertion of a “1” at its LSB position in the partial
product summing tree. Therefore, one additional
partial product row is generated to complete the two’s
complement negation of partial products for the
negative multiples.
R=A+B=A-(-B)

{ 4M,
, 0}. ciM refers to the select
signal for the partial product ciX, where X is the
multiplicand. The partial product 3X is a hard
multiple, which can only be obtained by adding X
and 2X and by a carry propagation adder (CPA).
To speed up the generation of hard multiples in highradix Booth encoding, a partially redundant biased
Booth encoding (PRBBE) algorithm was used. The
following figure depicts the generation and negation
of 3X hard multiple.
It is generated in a partially redundant form by using
a series of small length adders (4-b). The carry bit of
each small length adder is not propagated but brought
forward to the partial product summing tree.
However, when the 3X multiple is negated, both the
sum and the carry vectors need to be complemented
and a “1” is added at the least significant bit (LSB)
position.
Therefore, the long strings of zeros between carries
become strings of ones in the negative multiple

TABLE II
POSITIVE-NEGATIVE COMPLEMENTCODING

As shown in Table, an RB digit r can be encoded with
two binary bits r+ and r- by
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Therefore, according to above equation, the terms
can be encoded as
ri= (ai, bi). To
eliminate the hardware required for sign extension,
the most significant digit term can be simply negated
as - (an-1, bn-1).

C TWO”SCOMPLEMENT METHOD (TCM)
TCM is used to resolve the extra correction vector
problem associated with the NBBE-2 algorithm. The
TCM algorithm uses a divide-and-conquer approach
to perform the two’s complement conversion so that
five signed partial products {
1X,
} are
originated for selection. In this way, the correction
vector due to the negative multiples in two’s
complement arithmetic can be eliminated. If TCM is
used for the design of RB multiplier, the RB coding
induced compensation constants can also be similarly
circumvented. With TCM algorithm, the RB
multiplier achieves exactly
RB partial
products as opposed to
in NBBE-2
multiplier. Besides, the multiplier is modular and
more regularly structured. However, the worst case
delay of the TCM algorithm is logarithmically
proportional
to
the
operand
lengths
(OlogN).Comparing with the constant delay time of
conventional Booth encoding algorithms, the
dependency of speed on word length of TCM
algorithm is a limiting factor for large integer
multiplication.
D Redundant binary booth encoding
To overcome the problem of generating hard
multiples in high-radix Booth encoding noticed that
some hard multiples can be obtained by the
differences of two simple (power of two) multiples
the partial products so generated conform to the
format of positive negative RB coding Covalent
Redundant binary booth encoding (crbbe) Algorithm.
DESIGN OF CRBB-4 BAED RB MULTIPLIER
CRBBE-4 is composed of two adjacent radix-4 Booth
encoders. Its gate-level implementation is
represented, where the sign and magnitude of the
radix-4 Booth encoded digit di are represented with
three binary bits, sgni , mi(2), mi(1) , and as follows:
di = (-1)sgn(i)(mi(2) + mi(1))

The above figure shows the ‘l’ th slice of a radix-16
CRBBE-4 circuit for the generation of the control
signals clMl. The indexes ‘i’ and ‘l’ are related by
i=2l. The lower encoder takes three consecutive bits
y2i+1 y2iy2i-1 = y4l+1 y4l y4l-1 from the multiplier to
generate the magnitude bits m2l(2) and m2l(1) of di Its
sign bit sgni = y4l+1. The upper encoder takes the
binary bits y2i+3 y2i+2 y2i+1 = y4l+3 y4l+2 y4l+1 and generates
the magnitude bit m2l+1(2) and m2l+1(1) of di+1. Its sign
bit sgni+1 = y4l+3. All of these output signals are
mapped to the polarization circuit. The control signals
clMl, generated are used to select the RB partial
products correspond to the multiples clX. [7]

Fig 2 Polarization circuit

The polarization circuit performs the mapping (di+1,
di) ( pl+, pl- ) .
The control signals 1Ml, 2Ml, 4Ml and 8Ml
computed as follows:

are

The 5M multiple is generated as

The control flag, swap is used to exchange pl+ and plin the partial product generator to negate the selected
RB partial product. When di+1 is 0, the sign bit of di+1
is complemented before it is used as an active high
swap flag to the RBPPG. Otherwise, the original sign
of di+1 is used as the swap flag. Therefore, the swap
signal can be generated by:

Fig 1 Two adjacent radix-4 Booth encoder
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and power consumption of the RB summing tree and
the multiplier as a whole. In the first stage, 16
CRBBE-4 slices are used to generate the control
signals from the multiplier. The hard multiple 5X is
generated. The multiplicand bits are shifted and
selected into 16 rows of RB partial products in 16
slices of RBPPG.

Fig 3 Block diagram of 6*64 bit RB multiplier

Fig 4 RB half adder

In the second stage, a 4-stage RBA summing tree is
used to sum 16 RB partial products. Each RBA block
contains 64 RB full adder (RBFA) cells and a varying
number of RB half adder (RBHA) cells depending on
where it is located. The RBA block in the i-th level,
designated RBAi (i=1 to 4) contains 2i+1 RBHA cells
in its most significant digit positions. Due to the
positive-negative-complement coding, the second
binary bit ppl,j-of the RB partial product generated
from CRBBE-4 and RBPPG circuit should be
inverted before it is input to the RBA. A
preprocessing circuit is needed for each RB digit to
avoid the inconsistent representations of “0” prior to
the RBA summing tree stage. An important benefit of
the coding format adopted in this design is that these
preprocessing circuits can be completely eliminated
due to its symmetry.
An RB-to-NB converter converts the final
accumulation result to NB representation. Due to the
unequal delay profile of the final RB result bits, the
conversion can be carried out in uneven groups of
consecutive digits according to their arrival time.
Groups of 4, 4, 8, 16 and 96 digits from the least
significant digit position are evaluated concurrently.
The first three groups of 4, 4, and 8 digits can be
independently converted with ripple-carry adders to
reduce the circuit complexity. The carry generation of
the next group of 16 digits can be evaluated with a
carry-look ahead adder as they do not depend on the
final summation results in the RBA tree stage.
SIMULATION REPORTS:

Fig 5 RB full adder

Architecture of CRBBE-4 Based RB Multiplier. This
section exemplifies the use of CRBBE-4 for the
design of a 64*64 bit CRBBE-4 Based multiplier.
Which consists of three stages, booth encoder and
RBPPG, RBA summing tree and R- to-NB converter?
In the first stage Booth encoder and partial product
generator affect the efficiency of the partial product
generation. The number of partial products that can
be saved by this stage impacts the cost, performance,
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CONCLUSION
Hence, a high-speed and energy-efficient RB
multiplier is designed based on new covalent RB
Booth encoding algorithm. The idea is to polarize two
adjacent Booth-encoded digits into a differential pair
to restore the effective RB partial product reduction
rate without the NB-to-RB conversion overhead. This
method fully exploits the characteristics of the
positive–negative complement coding of RB number
to directly generate an RB partial product from two
adjacent Booth-encoded digits. Consequently, it
shares the same advantages of RB Booth encoder for
the ease of generating hard multiples and avoidance
of error compensation vector, the two problems that
are confronted by RB multiplier with normal binary
Booth encoding.
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